

FIG. 1

Transmitter
 - power supplies
 - impedance level

Signal
 - swing
 - current/voltage
 - common mode
 - differential/single-ended

Receiver
 - power supplies
 - impedance level




Fig. 2




FIG 4






FIG. 3
I/O CELL



Two single-ended links:
(current or voltage mode)

Modes 1, 2, 3, 4


FIG. 5A



Single differential link:
(current or voltage mode)

Modes 5, 6, 7, 8

FIG. 5B




[illegible]

Fig. 6





Fig. 7



W/L(M1)>> ~ R (M1)<<
 W/L(M2)>> ~ R (M2)<<
 W/L(M3)>> ~ R (M3)<<
 W/L(M4)>> ~ R (M4)<<

Fig. 8

552500

VDD1

Transmitter
12

Receiver
14




Fig. 9

S1=1
S2=0
S3=1

S6=0
S7=1
S8=0
S9=1

S11=1
S12=1

W/L(M1)>> → R(M1)<<
W/L(M2)>> → R(M2)<<
W/L(M3)>> → R(M3)<<
W/L(M4)>> → R(M4)<<

S1=0	S6=1	S11=1
S2=1	S7=0	S12=1
S3=0	S8=0	
	S9=1	




Fig. 10

S1=0
S2=0
S3=0

S6=1
S7=0
S8=0
S9=1

S11=1
S12=1




Fig. 11

S1=0
S2=1
S3=1

S6=0
S7=0
S8=0
S9=1

S11=1
S12=1




Fig. 12

S1=0
S2=0
S3=1

S6=0
S7=0
S8=0
S9=1

S11=1
S12=1




Fig. 13




Fig. 14

